



- As mentioned before, VHDL code is inherently concurrent. PROCESSES, FUNCTIONS, and PROCEDURES are the only sections of code that are executed sequentially. However, as a whole, any of these blocks is still concurrent with any other statements placed outside it.
- Sequential code is also called behavioral code.

Amin Mehranzadeh, Ph.D.

CE Department of Islamic Azad University of Dezful





PROCESS:

• Its syntax is shown below:


```
[label:] PROCESS (sensitivity list)
 [VARIABLE name type [range] [:= initial_value;]]
BEGIN
 (sequential code)
END PROCESS [label];
```

Notes:


- VARIABLES are optional. If used, they must be declared in the declarative part of the PROCESS (before the word BEGIN, as indicated in the syntax above).
- The initial value is not synthesizable, being only taken into consideration in simulations.
- The use of a label is also optional. Its purpose is to improve code readability. The label can be any word, except VHDL reserved words.

Amin Mehranzadeh, Ph.D.

CE Department of Islamic Azad University of Dezful




Example 1: DFF with Asynchronous Reset #1				
	<pre>1 2 LIBRARY ieee; 3 USE ieee.std_logic_1164.all; 4</pre>			
	5 ENTITY dff IS 6 PORT (d, clk, rst: IN STD_LOGIC;			
	7 q: OUT STD_LOGIC); 8 END dff; 9			
	10 ARCHITECTURE behavior OF dff IS 11 BEGIN			
	12 PROCESS (clk, rst) 13 BEGIN			
	14 IF (rst='1') THEN 15 q <= '0';			
	<pre>16 ELSIF (clk'EVENT AND clk='1') THEN 17 q <= d; 18 END IF;</pre>			
	19 END PROCESS; 20 END behavior;			
Amin Mehranzadeh, Ph.D.	21			





- VHDL has two ways of passing non-static values around: by means of a SIGNAL or by means of a VARIABLE.
- A SIGNAL can be declared in a PACKAGE, ENTITY or ARCHITECTURE (in its declarative part), while a VARIABLE can only be declared inside a piece of sequential code (in a PROCESS, for example).
- Therefore, while the value of the former can be global, the latter is always local.

Amin Mehranzadeh, Ph.D


```
CE Department of Islamic Azad University of Dezful
```









Example 2: One-digit Counter #1				
	1			
	2 LIBRARY ieee;			
	3 USE ieee.std_logic_1164.all;			
	4			
	5 ENTITY counter IS			
	<pre>6 PORT (clk : IN STD_LOGIC;</pre>			
	<pre>7 digit : OUT INTEGER RANGE 0 TO 9);</pre>			
	8 END counter;			
	9			
	10 ARCHITECTURE counter OF counter IS			
	11 BEGIN			
	12 count: PROCESS(clk)			
	13 VARIABLE temp : INTEGER RANGE 0 TO 10;			
	14 BEGIN			
	15 IF (clk'EVENT AND clk='1') THEN			
	16 temp := temp + 1;			
	17 IF (temp=10) THEN temp := 0;			
	18 END IF;			
	19 END IF;			
	<pre>20 digit <= temp;</pre>			
	21 END PROCESS count;			
Amin Mehranzadeh, Ph.D.	22 END counter;			
	23			





Example 3	3:	Shift Register
-	1	
	2	LIBRARY ieee;
	3	USE ieee.std logic 1164.all;
	4	
	5	ENTITY shiftreg IS
	6	GENERIC (n: INTEGER := 4); # of stages
	7	PORT (d, clk, rst: IN STD_LOGIC;
	8	q: OUT STD_LOGIC);
	9	END shiftreg;
	10	
	11	ARCHITECTURE behavior OF shiftreg IS
	12	SIGNAL internal: STD_LOGIC_VECTOR (n-1 DOWNTO 0);
	13	BEGIN
	14	PROCESS (clk, rst)
	15	BEGIN
		IF (rst='1') THEN
	17	<pre>internal <= (OTHERS => '0');</pre>
	18	ELSIF (clk'EVENT AND clk='1') THEN
	19	<pre>internal <= d & internal(internal'LEFT DOWNTO 1);</pre>
	20	END IF;
		END PROCESS;
		<pre>q <= internal(0);</pre>
Amin Mehranzadeh, Ph.D.	23	END behavior;
, and anzaderi, The	24	



WAIT UNTIL:				
• The WAIT UNTIL statement accepts only one signal, thus being more appropriate for synchronous code than asynchronous. Since the PROCESS has no sensitivity list in this case, WAIT UNTIL must be the first statement in the PROCESS. The PROCESS will be executed every time the				
condition is met. Example: 8-bit register with synchronous reset.				
	<pre>PROCESS no sensitivity list BEGIN WAIT UNTIL (clk'EVENT AND clk='1'); IF (rst='1') THEN output <= "00000000"; ELSIF (clk'EVENT AND clk='1') THEN output <= input;</pre>			
Amin Mehranzadeh, Ph.D.	END IF; END PROCESS;			








Example 5: One-digit Counter #2

1 ----


2 LIBRARY ieee; 3 USE ieee.std_logic_1164.all; • The code below 4 -----5 ENTITY counter IS implements the same 6 PORT (clk : IN STD_LOGIC; progressive 1-digit 7 digit : OUT INTEGER RANGE 0 TO 9); decimal counter of 8 END counter; example2. 9 -----• However, WAIT UNTIL 10 ARCHITECTURE counter OF counter IS 11 BEGIN was used instead of 12 PROCESS -- no sensitivity list IF only. 13 VARIABLE temp : INTEGER RANGE 0 TO 10; 14 BEGIN 15 WAIT UNTIL (clk'EVENT AND clk='1'); 16 temp := temp + 1; 17 IF (temp=10) THEN temp := 0; 18 END IF; 19 digit <= temp;</pre> 20 END PROCESS; 21 END counter; Amin Mehranzadeh, Ph.D. 22 -----

	atement intended exclusively for ong with IF, LOOP, and WAIT). Its /.		
CASE identifier IS WHEN value => assignments; WHEN value => assignments; END CASE;			
Amin Mehranzadeh, Ph.D.	<pre>Example: CASE control IS WHEN "00" => x<=a; y<=b; WHEN "01" => x<=b; y<=c; WHEN OTHERS => x<="0000"; y<="ZZZZ"; END CASE;</pre>		



CACE.
CASE:
 Like in the case of WHEN, here too "WHEN value" can take up three forms:
WHEN value single value WHEN value1 to value2 range, for enumerated data types only WHEN value1 value2 value1 or value2 or
Amin Mehranzadeh, Ph.D. CE Department of Islamic Azad University of Dezful


Example 6: DFF with Asynchronous Reset #3					
 The code below implements the same DFF of example1. However, here CASE was used instead of IF only. 	1 2 LIBRARY ieee; Unnecessary declaration, 3 because 4 USE ieee.std_logic_1164.all; BIT was used instead of 5 6 7 ENTITY dff IS 8 PORT (d, clk, rst: IN BIT; 9 q: OUT BIT); 10 END dff; 11 12 ARCHITECTURE dff3 OF dff IS 13 BEGIN 14 PROCESS (clk, rst) 15 BEGIN 16 CASE rst IS 17 WHEN '1' => q<='0'; 18 WHEN '0' => 19 IF (clk'EVENT AND clk='1') THEN 20 q <= d; 21 END IF; 22 WHEN OTHERS => NULL; Unnecessary, rst is of type 3 BIT 24 END CASE;				
Amin Mehranzadeh, Ph.D.	25 END PROCESS; 26 END dff3; 27				



Example 7	: Two-digit Counter with SSD Output
1	LIBRARY ieee;
3	
4	
	<pre>digit1, digit2 : OUT STD_LOGIC_VECTOR (6 DOWNTO 0));</pre>
	END counter;
	0 ARCHITECTURE counter OF counter IS
1	1 BEGIN
	2 PROCESS(clk, reset)
	3 VARIABLE temp1: INTEGER RANGE 0 TO 10;
	4 VARIABLE temp2: INTEGER RANGE 0 TO 10; 5 BEGIN
1	6 counter:
1	7 IF (reset='1') THEN
	8 temp1 := 0; 9 temp2 := 0;
	0 ELSIF (clk'EVENT AND clk='1') THEN
2	<pre>temp1 := temp1 + 1;</pre>
	2 IF (temp1=10) THEN
	<pre>13 temp1 := 0; 14 temp2 := temp2 + 1;</pre>
	15 IF (temp2=10) THEN
Amin Mehranzadeh, Ph.D.	6 temp2 := 0;


Example 7: Two-di	igit (Counter with SSD Output
	-	
	27	END IF;
	28	END IF;
	29	END IF;
	30	BCD to SSD conversion:
	31	CASE temp1 IS
	32	WHEN 0 => digit1 <= "1111110";7E
	33	WHEN 1 => digit1 <= "0110000";30
	34	WHEN 2 => digit1 <= "1101101";6D
	35 36	WHEN 3 => digit1 <= "1111001";79 WHEN 4 => digit1 <= "0110011";33
	36	WHEN 4 => digit1 <= "0110011";33 WHEN 5 => digit1 <= "1011011";5B
	38	WHEN 5 => digit1 <= "1011011";5F
	39	WHEN 6 => digit1 <= "1011111";5F WHEN 7 => digit1 <= "1110000";70
	40	WHEN 8 => digit1 <= "1110000";70 WHEN 8 => digit1 <= "1111111";7F
	41	WHEN 9 => digit1 <= "1111011";7B
	42	WHEN OTHERS => NULL:
	43	END CASE;
	44	CASE temp2 IS
	45	WHEN 0 => digit2 <= "1111110";7E
	46	WHEN 1 => digit2 <= "0110000";30
	47	WHEN 2 => digit2 <= "1101101";6D
	48	WHEN 3 => digit2 <= "1111001";79
	49	WHEN 4 => digit2 <= "0110011";33
	50	WHEN 5 => digit2 <= "1011011";5B
	51	WHEN 6 => digit2 <= "1011111";5F
	52	WHEN 7 => digit2 <= "1110000";70
	53	WHEN 8 => digit2 <= "11111111";7F
	54	WHEN 9 => digit2 <= "1111011";7B
	55	WHEN OTHERS => NULL;
	56	END CASE;
	57	END PROCESS;
Amin Mehranzadeh, Ph.D.	58 ENI	D counter;
	59	

 LOOP: As the name says, LOOP is umust be instantiated severation ways of using LOOP, as shown 	l times. There are several
FOR / LOOP: The loop is repeated a fixed n [label:] FOR identifier IN range LOOP (sequential statements) END LOOP [label];	
Note: One important remark regarding FOR / LOOP (similar to that made for GENERATE) is that both limits of the range must be static.	<pre>Example of FOR / LOOP: FOR i IN 0 TO 5 LOOP x(i) <= enable AND w(i+2); y(0, i) <= w(i); END LOOP;</pre>
Amin Mehranzadeh, Ph.D.	CE Department of Islamic Azad University of Dezful




LOOP:		
EXIT: Used for e	nding the loop.	
[label:] EXIT	[label] [WHEN condition];	
•	th EXIT: In this case, the loop lue different from '0' is found	
	FOR i IN data'RANGE LOOP	
	CASE data(i) IS	
	WHEN '0' => count:=count+1;	
	WHEN OTHERS => EXIT; END CASE;	
	END LOOP;	
Amin Mehranzadeh, Ph.D.	CE Department of Islamic A	azad University of Dezful

LO	OP:		
NEX	T: Used for skipping loop steps.		
[14	abel:] NEXT [loop_label] [WHEN	condition];	
	•	the example below, NEXT ne iteration when i = skip.	
	FOR i IN 0 TO 15 LOOP NEXT WHEN i=skip; () END LOOP;	jumps to next iteration	
Amin Me	hranzadeh, Ph.D.	CE Department of Islamic Azad University of Dezful	



Example 8:	Carry Ripple Adder			
•	1 Solution 1: Generic, with VECTORS			
	LIBRARY ieee;			
	USE ieee.std_logic_1164.all;			
	5 ENTITY adder IS			
	<pre>6 GENERIC (length : INTEGER := 8);</pre>			
	<pre>7 PORT (a, b: IN STD_LOGIC_VECTOR (length-1 DOWNTO 0);</pre>			
	8 cin: IN STD_LOGIC;			
	<pre>9 s: OUT STD_LOGIC_VECTOR (length-1 DOWNTO 0);</pre>			
	10 cout: OUT STD_LOGIC);			
	11 END adder;			
	12			
	13 ARCHITECTURE adder OF adder IS			
	14 BEGIN			
	15 PROCESS (a, b, cin)			
	<pre>16 VARIABLE carry : STD_LOGIC_VECTOR (length DOWNTO 0);</pre>			
	17 BEGIN			
	18 carry(0) := cin;			
	19 FOR i IN 0 TO length-1 LOOP			
	20 s(i) <= a(i) XOR b(i) XOR carry(i);			
	21 carry(i+1) := (a(i) AND b(i)) OR (a(i) AND			
	22 carry(i)) OR (b(i) AND carry(i));			
	23 END LOOP;			
	<pre>24 cout <= carry(length);</pre>			
	25 END PROCESS;			
Amin Mehranzadeh, Ph.D.	26 END adder;			
	27			

Example 8: Carry Ripple Adder				
	1	Solution 2: non-generic, with INTEGERS		
	2	LIBRARY ieee;		
	3	USE ieee.std_logic_1164.all;		
	4			
	5	ENTITY adder IS		
	6	PORT (a, b: IN INTEGER RANGE 0 TO 255;		
	7	c0: IN STD_LOGIC;		
	8	s: OUT INTEGER RANGE 0 TO 255;		
	9	c8: OUT STD_LOGIC);		
	10	END adder;		
	11			
	12	ARCHITECTURE adder OF adder IS		
	13	BEGIN		
	14	PROCESS (a, b, c0)		
	15	VARIABLE temp : INTEGER RANGE 0 TO 511;		
	16	BEGIN		
	17	IF (c0='1') THEN temp:=1;		
	18	ELSE temp:=0;		
	19	END IF;		
	20	<pre>temp := a + b + temp;</pre>		
	21	IF (temp > 255) THEN		
	22	c8 <= '1';		
	23	temp := temp256;		
	24	ELSE c8 <= '0';		
	25	END IF;		
	26	s <= temp;		
	27	END PROCESS;		
Amin Mehranzadeh, Ph.D.	28	END adder;		
	29			



	1			
Example 9: (Simple Barrel Shifter)	2 LIBRARY ieee;			
	<pre>3 USE ieee.std_logic_1164.all;</pre>			
	4			
	5 ENTITY barrel IS			
	6 GENERIC (n: INTEGER := 8);			
	<pre>7 PORT (inp: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);</pre>			
	<pre>8 shift: IN INTEGER RANGE 0 TO 1;</pre>			
	<pre>9 outp: OUT STD_LOGIC_VECTOR (n-1 DOWNTO 0));</pre>			
	10 END barrel;			
	11			
	12 ARCHITECTURE RTL OF barrel IS			
	13 BEGIN			
	14 PROCESS (inp, shift)			
	15 BEGIN			
	16 IF (shift=0) THEN			
	17 outp <= inp;			
	18 ELSE			
	19 outp(0) <= '0';			
	20 FOR i IN 1 TO inp'HIGH LOOP			
	<pre>21 outp(i) <= inp(i-1);</pre>			
	22 END LOOP;			
	23 END IF;			
	24 END PROCESS;			
Amin Mehranzadeh, Ph.D.	25 END RTL;			
	26			

1 _____ Example 10: ² LIBRARY ieee; 3 USE ieee.std_logic_1164.all; 4 _____ (Leading Zeros) 5 ENTITY LeadingZeros IS 6 PORT (data: IN STD_LOGIC_VECTOR (7 DOWNTO 0); design below ⁷/_{8 END LeadingZeros;} zeros: OUT INTEGER RANGE 0 TO 8); The counts the number of 9 END Leadingzeros; leading zeros in a 10 ARCHITECTURE behavior OF LeadingZeros IS binary vector, starting ^{11 BEGIN} from the left end. In $\frac{12}{13}$ 12 PROCESS (data) VARIABLE count: INTEGER RANGE 0 TO 8; this example, the loop 14 BEGIN will end as soon as a ¹⁵ (1' is found in the data vector. Therefore, it is ¹⁶ WHEN FOR i IN data'RANGE LOOP CASE data(i) IS WHEN '0' => count := count + 1; for 19 appropriate WHEN OTHERS => EXIT; counting the number 20 END CASE; of zeros that precedes ²¹₂₂ END LOOP; zeros <= count;</pre> the first one. 23 END PROCESS; 24 END behavior; 25 -----Amin Mehranzadeh, Ph.D.